IEEE 1596.4-1996

Define a high-bandwidth interface that will permit access to the large internal bandwidth already available in dynamic memory chips. The goal is to increase the performance and reduce the complexity of memory systems by using a subset of SCI protocols. Hierarchical memory systems will be considered, from multi-level caches to main-memory systems. The interface specification will apply to individual memory chips as well as their controllers. The interface should be applicable to commodity parts that will fulfilll the requirements of near-future (3-5 years) and subsequent generations of computor systems.
The performance of microprocessors doubles every 2-3 years. The density of main memory components used within these systems also doubles, but memory-access bandwidth has lagged behind. To meet their memory-access bandwidth requirements, designers currently build complex interleaved memory systems, which use 30-40 components. Application of SCI concepts will break through the performance of high-end workstations as well as the entry for low-end computers.
New IEEE Standard – Inactive-Withdrawn. A high-bandwidth interface optimized for interchanging data between a memory controller and one or more dynamic RAMs is specified. RamLink is an applicable interface for other RAM-like devices as well.